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 
Abstract—In this paper, a new optimal pulse-width modulation 
(PWM) scheme for a three-level quasi-switched boost T-type 
inverter (TL qSBT2I) under normal and failure modes is proposed. 
The proposed method reveals its semiconductor fault tolerance 
capability in open-circuit fault condition situations as described in 
the paper. The PWM control algorithm for the fault-tolerant 
qSBT2I is implemented by selecting appropriate values for the 
modulation index, shoot-through (ST) duty cycle and duty cycles 
of two additional switches. The steady-state analysis and operating 
principles of the fault-tolerant qSBT2I are presented. A laboratory 
prototype was built to verify the operating principles of the qSBT2I 
with the proposed modulation scheme before and after fault 
conditions. 
 
Index Terms—Fault tolerance, Z-source inverter, multilevel 
inverter, boost inverter, shoot-through, single-stage. 
 
I. INTRODUCTION 
ULTILEVEL voltage source inverters (VSIs) are 
increasingly used in power distribution systems presently 
since they allow efficient DC/AC conversion for grid 
connection. Multilevel VSIs provide benefits such as better 
quality power supply, reduced voltage stress on semiconductor 
devices and smaller filter size [1], [2]. For example, three-level 
(TL) VSIs are commonly applied in photovoltaic (PV) systems, 
STATCOM systems, uninterruptible power supplies (UPS), 
motor drives, and wind turbines [3]-[6]. In fact, traditional TL 
VSIs belong to a family of step-down converters since their 
peak output phase voltage is less than the input DC-link voltage. 
Additional boost DC-DC converters [7]–[11] are often used in 
VSIs to boost the input DC voltage to a desired AC output 
voltage in a two-stage power conversion process. However, 
shoot-through (ST) mode, where upper and lower switches in a 
leg are triggered simultaneously, is not allowed in the two-stage 
VSIs because of the danger in short-circuiting the DC source. 
In [12], the power switch failure is overcome by using 
bidirectional devices and fuses to reconfigure the converter 
topology. In [13], a TL active neutral-point-clamped (NPC) 
inverter is presented to keep the neutral-point voltage balanced 
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and to obtain a continuous output voltage under semiconductor 
fault situations of short-circuit switch (SCS) and open-circuit 
switch (OCS). In spite of this, an SCS fault must be avoided 
because an abnormal short circuit will damage the device. In 
[14], an extra phase inverter leg is used to offer a hardware 
backup when any switch of the T-type inverter is faulty. 
Furthermore, the three phase legs of the T-type inverter can 
share overload current by adding this additional phase leg. 
To address the disadvantages of the conventional TL 
inverter, the TL Z-source NPC inverter is presented in [15] with 
a combination of the merits of the Z-source network and TL 
inverter. A space-vector modulation technique is also 
introduced in [15] to improve the voltage transfer gain with 
minimized switching loss. However, the Z-source network uses 
a large number of passive components that increase the weight, 
size, and loss of the inverter system. Lately, many researchers 
have developed the quasi-switched boost inverter (qSBI) [16] 
to reduce the use of passive elements while retaining the 
advantages of the impedance-source inverters such as ST 
immunity, buck-boost voltage capability, and single-stage 
power conversion. Compared to the Z-source inverter, the work 
in [16] uses more active switches but less passive components. 
The qSBIs have been applied to the TL T-type inverter as 
presented in [17] with the following features as 1) reduced input 
current ripple, 2) high voltage gain, and 3)  fixed and high 
modulation index as much as possible. 
Stability and reliability of inverters are important in power 
distribution systems such as UPS, high-power medical 
instruments, and grid-connected renewable energy conversion 
systems [18], [19]. In these topologies, numerous cases of faults 
that can occur during the operation of the inverter are 
investigated. In fact, switching device faults are usually 
classified as either a SCS fault or an OCS fault. The SCS fault 
can appear owing to several causes like over-voltage, wrong 
gate drive signals, and over-temperature. The OCS fault 
commonly occurs because of the thermal cycling, loss of the 
gate drive signal and excessive collector current [20]. When 
compared to OCS failure, the SCS failure is not sustainable 
because of the unusual over current, which can destroy devices 
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within a very short time. For that reason, both SCS fault 
diagnostic methods and the fault-tolerant control are 
implemented using hardware circuits [21], [22]. Although the 
OCS faults are not difficult to handle as compared to SCS faults, 
they will degrade the power quality of the inverter where output 
current distortion, noise, and vibrations are apparent. Therefore, 
numerous research efforts have been conducted for failure 
detection methods and fault-tolerant control [23]-[29]. In [23], 
an OCS fault diagnostic method determines the location of the 
faulty switch and the faulty clamping diode of an NPC inverter 
without using any hardware or complex computations. The 
performance of the T-NPC inverter is significantly improved by 
applying the fault tolerance algorithm when an OCS fault 
occurs. This method does not require any redundant legs and 
complex calculations [24]. To maintain the output voltage, a 
dual Z-source inverter under semiconductor failure modes is 
introduced in [25] with the elimination of common-mode 
voltage. On the other hand, a fault tolerant TL quasi Z source 
T-type inverter (qZST2I) is studied in [26] with a large number 
of passive components. The fault-tolerant TL qZST2I is 
operated by only changing the modulation scheme after the 
semiconductor fault without the need of redundant legs or 
complex calculations. Moreover, by using switched-boost cells 
in [16], the inverter topology in [27] is able to ride through the 
fault with the healthy inverter leg switches in OCS failure mode 
to maintain a balanced rated output voltage through changing 
the modulation scheme. However, the transient-current in the 
OCS failure mode is not described in [27]. In addition, the 
experimental results of the fault-tolerant TL boost inverter 
given in [27] are not comprehensive as only steady-state 
waveforms are shown. The modulation techniques for fault 
tolerance in [26] and [27] have the disadvantages in the fault 
mode that the inverter operates with a larger ST duty ratio and 
high inductor current ripple. Because of using large ST duty 
cycle (D), the modulation index (M) of the TL T-Type inverter 
is reduced with increased output distortion and voltage stress on 
devices. The deployment of Z-source inverter allows power 
supply stage to withstand severe short-circuit conditions as 
described in [28]. Another study on three-level dual Z-source 
inverters for fault tolerant applications is proposed in [29]. This 
topology consists of two cascaded Z-source inverters where 
inverters operate in normal mode under healthy conditions and 
they will resort to two-level operation when one of the inverters 
is faulty. 
In this paper, operating principles, circuit analysis, and PWM 
control techniques before and after OCS fault modes for the TL 
qSBT2I are presented. The fault-tolerant TL qSBT2I is an 
amalgamation of quasi-switched boost networks with a TL T-
type inverter which can operate before and after semiconductor 
failure modes effectively. The fault-tolerant TL qSBT2I with 
the proposed PWM control algorithm does not require an 
additional phase leg to ride through OCS faults. When a 
semiconductor fault occurs, the inverter is simply reconfigured 
by redefining the modulation strategy. In addition, a flow chart 
to obtain the optimal parameters of the modulation index and 
the duty cycles is presented. Moreover, an analysis of the TL 
qSBT2I topology in case of a failure of the boost switch in the 
impedance network has been carried out and analysis and 
simulation results reveal that the inverter would be able to ride 
through such a fault effectively. The proposed methodologies 
are verified using PSIM simulation results and performing 
experiments in a laboratory prototype. The fault-tolerant TL 
qSBT2I with the proposed modulation scheme is reliable. It is 
also efficient when compared to similar fault tolerant 
impedance source converters in [26], [27]. Therefore, it can be 
readily applied in industry applications such as in PV power 
systems and motor drives. 
II. TL QSBT2I TOPOLOGY UNDER SEMICONDUCTOR FAILURE 
MODES 
Fig. 1 shows the circuit topology of the fault-tolerant TL 
qSBT2I. In the fault-tolerant TL qSBT2I, an active impedance-
source (AIS) network comprised of a boost inductor (LB), two 
capacitors (C1, C2), two active switches (T1, T2), and four diodes 
(D1–D4) is employed and its output is then connected to a 
conventional T-type inverter, where six unidirectional switches 
and three bi-directional switches are used. The common 
connection point of the AIS is connected to three bi-directional 
switches S2a, S2b, and S2c. One of the special features of this 
study is the introduction of some fault-tolerant capabilities of 
the topology when a power switch in the T-type inverter or in 
AIS is failed. As presented in [17], the fault-tolerant TL qSBT2I 
in the normal mode has two main states: shoot-through (ST) and 
non-shoot-through (NST). In the ST state, all switches Six (i = 
1, 2, or 3; and x = a, b, or c) of the T-type bridge circuit are 
turned on at the same time, whereas both switches T1 and T2 are 
turned off. The inductor stores energy in the ST state, while the 
capacitors are idle. In the NST state, the T-type inverter side is 
equivalent to a current source, whereas the charged and 
discharged states of the capacitors and inductor depend on the 
turn-on and turn-off states of switches T1 and T2.  
A. Operating Principle of TL qSBT2I under Fault Mode 
The fault-tolerant operation of TL qSBT2I can be divided into 
three cases: S1x or S3x failure, S2x failure (x = a, b or c), and T1 
or T2 failure. Fig. 2 presents two phase-A fault modes. Fig. 3 
shows the reference voltage vectors of the inverter in normal 
operation (𝑉 , 𝑉⃗, and 𝑉 ) and in fault operation (𝑉⃗, 𝑉⃗, and 𝑉⃗). 
When a fault in S1x or S3x occurs, the reference voltage vectors 
of the inverter must be modified to 𝑉⃗, 𝑉⃗, and 𝑉⃗ as shown in 
Figs. 3(b)-3(d). To maintain the output line-to-line voltage at 




































Fig. 1. Fault-tolerant three-level qSBT2I. 
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𝑉⃗ must be changed, while the amplitude of these reference 
vectors is unchanged. The reference voltage of the faulty phase 
is set to zero. Then, the amplitude of line-to-line voltage vectors 
(𝑉 ⃗, 𝑉 ⃗, and 𝑉 ⃗) in the fault mode is reduced by √3 times 
compared to that in the normal mode with their phase angles 
unchanged. Table I shows the phase angle of the reference 
voltage vectors of the inverter in normal and fault conditions. 
Case 1: Fault-tolerant control when S1x or S3x is faulty  
If the OCS failure occurs in switch S1a or S3a in Fig. 2(a), the 
output phase-A voltage, VAO is not able to produce either +VC 
or -VC, which results in the load current asymmetrical and 
distorted. As a result, the faulty phase is used to maintain 
continuous output voltage by triggering middle-point switch S2a 
while switches S1a and S3a are turned off. On the other hand, the 
reference voltage vectors 𝑉 , 𝑉⃗, and 𝑉  are modified as 
described in Figs. 3(b)-3(d) to keep balanced line-to-line 
voltages. When phase-A operates in open-switch S1a or S3a fault 
mode, the reference phase angles of 𝑉⃗ and 𝑉  ⃗are redefined as 
-5π/6 and +5π/6, respectively. Similarly, when the phase-B 
operates in open-switch fault mode, the reference phase angles 
of 𝑉⃗ and 𝑉⃗ are redefined as π/6 and π/2, respectively. Also, 
when the phase-C operates in open-switch fault mode, the 
reference phase angles of 𝑉⃗ and 𝑉⃗ are redefined as -π/6 and     
-π/2, respectively. As shown in Table I, the reference phase 
angles of line-to-line voltages before and after fault are 
unchanged with the application of new modulating signals [30]. 
Case 2: Fault-tolerant control when S2x is faulty 
 If the OCS failure occurs at switch S2a, the output pole 
voltage of the phase-A leg cannot be connected to the neutral 
point of the AIS network. To solve this issue in the most of the 
situations, switches S1a and S3a in the fault-tolerant TL qSBT2I 
is used to generate a two-level voltage for the phase-A leg, 
while the switches of the phase-B and phase-C legs are used to 
generate a three-level voltage for phase-B and phase-C legs as 
shown in Fig. 2(b). Then, the control variables are maintained 
as operating in pre-fault. However, the harmonic distortion of 
phase-A with two-level voltage is higher than that of phase-B 
and phase-C. 
Case 3: Fault-tolerant control when T1 or T2 is faulty 
When an OCS failure occurs at switch T1 or T2 of the 
switched boost network, capacitor C1 and C2 voltages are 
unbalanced. As a result, the output phase voltage and load 
current are distorted and their amplitudes are reduced. Suppose 
an OCS failure of T1 occurs, the ST state of the T-type inverter 
and the control signal of T2 need to be used to maintain the 
output voltage at its pre-fault level in the fault-tolerant TL 
qSBT2I. Figs. 2(c) and 2(d) show two new NST states of the 
inverter when the OCS T1 fault occurs. To maintain the output 
voltage at its pre-fault value, switches S2x and S3x (x=a, b or c) 
are used to generate a two-level output voltage with a new DC-
link between nodes O and N, while switch S1x is used to charge 
capacitor C2. The capacitor C2 voltage is boosted to the DC-link 
voltage because capacitor C1 is disconnected in this case. Then, 
only capacitor C2 is used in the power circuit to produce the 
two-level output voltage of -VC2 and 0. Therefore, the capacitor 





































































































(c) (d)  
Fig. 2. Operating states of TL qSBT2I in semiconductor failure conditions. (a)
S1a or S3a OSC fault, (b) S2a OSC fault, (c) NST 5 state with OSC T1 or T2 fault,






















































Fig. 3. Reference voltage vectors in (a) normal mode, (b) phase-A fault, (c)
phase-B fault, and (d) phase-C fault. 
 
TABLE I 
CORRECTIVE ANGLES IN NORMAL AND FAULT CONDITIONS 
Modulating signal 𝑉⃗ 𝑉⃗ 𝑉⃗ 𝑉 ⃗ 𝑉 ⃗ 𝑉 ⃗ 
Normal operation 0 -2π/3 2π/3 π/6 -π/2 5π/6 
Phase A fault 0 -5π/6 5π/6 π/6 -π/2 5π/6 
Phase B fault π/6 0 π/2 π/6 -π/2 5π/6 
Phase C fault -π/6 -π/2 0 π/6 -π/2 5π/6 
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B. Circuit Analysis for the Fault-Tolerant TL qSBT2I 
The operating principle of the fault-tolerant TL qSBT2I is 
based on the switching states in Table II. Similar to the 
traditional TL ZSIs, the fault-tolerant TL qSBT2I under phase-
A fault as shown in Figs. 2(a) and 2(b) can also operate in two 
main modes: NST and ST. Table II presents the operating 
modes of the fault-tolerant TL qSBT2I. 
1) NST Mode 
In the NST mode, the fault-tolerant TL qSBT2I generates 
three different voltage levels: +VC, 0, and –VC by handling the 
switches of the T-type inverter. When S1x (x = b or c) is switched 
“ON” under phase-A fault condition, the pole phase voltage, 
VXO is +VC. If S2x is switched “ON”, the neutral point (node O 
in Fig. 1) is linked to the load, thus, VXO is zero. When S3x is 
switched “ON”, VXO is –VC. The NST mode is classified into 
four submodels: NST 1, NST 2, NST 3, and NST 4. 
In the NST 1 mode, switch T2 is switched “OFF”, whereas 
switch T1 is switched “ON”. Diodes D2, D3, and D4 are ON, 
whereas D1 is OFF. Capacitor C2 is charged, whereas inductor 
LB and capacitor C1 do not store energy. The inductor voltage 







= -  (1) 
In NST 2 mode, switch T1 is switched “OFF”, whereas switch 
T2 is switched “ON”. Diodes D1, D2, and D3 are ON, whereas 
diode D4 is OFF. Capacitor C1 is charged, whereas inductor LB 








= -  (2) 
In NST 3 mode, switches T1 and T2 are switched “ON”. 
Diodes D1 and D4 are OFF, whereas diodes D2 and D3 are ON. 
Inductor LB stores energy, whereas capacitors C1 and C2 do not 
store energy. The time interval in this mode is D0ꞏT, where D0 





=  (3) 
In NST 4 mode, switches T1 and T2 are switched “OFF”. 
Diodes D1, D2, D3, and D4 are ON. Capacitors C1 and C2 store 
energy from Vg while the main circuit receives energy from 
inductor LB. The inductor voltage is given as 
1 2
.B
B g C C
di
L V V V
dt
= - -  (4) 
2) ST Mode 
In this ST mode, switches S1b, S1c, S2b, S2c, S3b, and S3c in the 
T-type inverter are switched “ON” simultaneously, whereas 
switches T1 and T2 are switched “OFF” simultaneously. Diodes 
D2 and D3 are OFF, while diodes D1 and D4 are ON. Capacitors 
C1 and C2 have not transferred energy to the main circuit. This 
time interval is D0ꞏT. Inductor LB stores energy from Vg. The 





=  (5) 
C. PWM Control Method for the Fault-Tolerant TL qSBT2I  
Fig. 4(a) shows the PWM control method for the fault-
tolerant TL qSBT2I when a fault occurs in phase-A. In Fig. 4, 
VSH, Vcon1, and Vcon2 represent control signals of ST, T1 switch, 
T2 switch, respectively. To control the three-phase load voltages 
after the fault occurrence, the reference voltages of the inverter 
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 (6) 
TABLE II 
SWITCHING STATES OF FAULT-TOLERANT TL QSBT2I 
Phase-A fault condition 
State Triggered Switches On Diodes VBO or VCO 
NST 1 T1 D2, D3, D4 +VC, 0 or -VC 
NST 2 T2 D1, D2, D3 +VC, 0 or -VC 
NST 3 T1, T2 D2, D3 +VC, 0 or -VC 
NST 4 
S1b, S1c 
D1, D2, D3, D4 
+VC 
S2b, S2c 0 
S3b, S3c -VC 
ST S1b, S1c, S2b, S2c, S3b, S3c D1, D4 0 
Additional states under switch T1 fault condition (x = a, b, c) 
NST 5 
S1x, S2x, T2 D1, D3 
0 
S3x, T2 -VC2 
NST 6 
S1x, S2x D1, D3, D4 
0 
S3x -VC2 








































































= S2x ON at the same time
 
Fig. 4. PWM control method for the fault-tolerant TL-qSBT2I under conditions 
of (a) OCS S1a or S3a fault and (b) OCS T1 fault. 
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where, M and fo are the modulation index and the output 
frequency, respectively.   
 In Fig. 4(a), control signals of S1b, S2b, and S3b are produced 
by comparing the reference voltages ± with high-frequency 
carrier vcar1, whereas the control signals of S1c, S2c, and S3c are 
created by comparing the reference voltages ± with vcar1. Note 
that switch S2a is fully turned on, while switches S1a, and S3a are 
fully turned off when the fault occurs in phase-A. The ST signal 
of the T-type inverter is generated by comparing two constant 
voltages VSH and –VSH with vcar1. Constant voltages Vcon1 and 
Vcon2 are compared with other high-frequency carrier vcar2 to 
generate the control signals for switches T1 and T2, respectively. 
It is worth noting that Vcon1 and Vcon2 are limited to [1–VSH, 
VSH] and [−VSH, VSH–1] respectively, where VSH is the 
amplitude of VSH. 
Fig. 4(b) shows the PWM control method for the fault-
tolerant TL qSBT2I when a fault occurs in T1 of AIS network. 
The reference voltages of the inverter are compared with vcar1 
to create the control signals for S1x, S2x, and S3x. The ST control 
signal of the T-type inverter is produced by comparing two 
constant voltages VST and –VST with Vcar1. The control signal of 
switch T2 is created by comparing two constant voltages VSH 
and –VSH with Vcar2. 
Like the PWM control method for TL qSBT2I in [17], the 
proposed PWM control methods for the fault-tolerant TL 
qSBT2I benefits from low input current ripple because the 
inductor has four cycles of energy store-release within a 
switching period. Although other ST control strategies can be 
used for the optimization of the fault-tolerant TL qSBT2I, its 
input current ripple will be increased owing to the use of 
variable ST duty cycle. 
D. Steady-State Analysis for the Fault-Tolerant TL qSBT2I 
When T-Type Inverter Switch is Faulty 
In Fig. 4(a), (d– D0)ꞏT/2 is the total time interval of NST 
modes 1 and 2 where d is the duty cycle of the switches T1 and 
T2 and is controlled by Vcon1 and Vcon2. The time interval of both 
ST and NST 3 cases is D0ꞏT. Consequently, the time interval of 
the NST 4 case is (1 – D0 – d)ꞏT. Supposing capacitors C1 and 
C2 are large enough to maintain a ripple-free voltage across the 
capacitors and that a capacitor voltage balance controller [17] 
is applied to the fault-tolerant TL qSBT2I, then VC1 = VC2 = VC. 
Applying volt-second balance principle in steady state 
equilibrium across the inductor and the charge-second balance 
principle in steady state equilibrium across the capacitors, and 
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E. Steady-State Analysis for the Fault-Tolerant TL qSBT2I 
When AIS Switch is Faulty 
When an OCS T1 fault occurs, the fault-tolerant TL qSBT2I has 
two additional NST states as shown in Figs. 2(c) and 2(d) 
besides the ST state. To maintain the output voltage at per-fault, 
node P should be connected to node O directly. Then, the 
inverter operates with a new DC-link between nodes O and N 
to generate a two-level output voltage. When switches S1a and 
S2a are switched “ON” to connect P with O, the output phase-A 
voltage is zero. If switch S1x or S2x (x = b or c) is switched “ON”, 
the output phase-B or phase-C voltage is zero. If switch S3b or 
S3c is switched “ON”, the output phase phase-B or phase-C 
voltage is –VC2. In NST 5 mode as shown in Fig. 2(c), switch T2 
is switched “ON” during the time interval of D0ꞏT. Inductor LB 
stores energy and the inductor voltage is defined in (3). 
In NST 6 mode as shown in Fig. 2(d), switch T2 is switched 
“OFF”. Inductor LB releases energy and the inductor voltage is 
defined in (1). The time interval in this state is (1 – 2D0)ꞏT. 
In ST mode, the T-type inverter switches are switched “ON” 
at the same time, while switch T2 is switched “OFF” during the 
time interval of D0ꞏT. Inductor LB stores energy and the inductor 
voltage is defined in (5). 
Applying volt-second balance principle to inductor LB, 
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  (11) 
III. FAULT-TOLERANT CONTROL SCHEME FOR TL QSBT2I. 
When an OCS fault occurs in switch S1a or S3a, the inverter 
can generate the two-level output voltage after reconfiguring 
the topology and modulation. As a result, the output phase 
voltage is reduced by 1/√3 times compared to the normal 
operation mode. In this case, the output voltage amplitude of 
the fault-tolerant TL qSBT2I must be compensated by either 
increasing the modulation index or changing the ST duty ratio. 
However, the increase of either the modulation index or ST duty 
cycle should correlate with the output phase voltage reduction 
of √3. Concerning the control parameters of the fault-tolerant 
TL qSBT2I, the increase of the output voltage amplitude can be 
obtained by (8). To compensate the amplitude reduction of the 
faulty phase, a variation in three control parameters M, D0, and 
d is required. 
Fig. 5 shows the flow chart of the proposed control method 
for the fault-tolerant TL qSBT2I. The flowchart can be 
explained as follows. The input and output voltages are entered 
to calculate the desired voltage gain of the inverter in the normal 
and faulty modes as 
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The proposed control scheme is designed such that it gives a 
priority to keep M as high as possible. Thus, the initial values 
of the modulation index and ST duty cycle are set to M = 1 and 
D0 = 0. To boost the voltage, the duty cycle of the switches in 
AIS, d is set to be 0.5 and that is based on the minimum voltage 
gain required in the fault-tolerant TL qSBT2I. Then, the 











Next, the desired value G1N in the normal mode or G1F in the 
fault mode is compared with G2. If G2 is lower than G1N or G1F, 
duty cycle d of the switches in AIS will be increased with a step 
number of k until d reaches 1. It is worth noting that k is a 
fraction. If k is selected to be too small, the calculated values of 
the duty cycles and modulation index become finer while the 
calculation time is longer. Therefore, a trade-off is made with 
the selection of step k in the proposed method to be 0.01. When 
d = 1 and G2 is still smaller than G1N or G1F, D0 is increased in 
steps of k while M and d are decreased in steps of k. The value 
of G2 can then be recalculated as in (13). The comparison will 
be repeated until G2 is larger than G1N or G1F and the flowchart 
will end with gathering the optimal output control parameters 
of D0, M, and d. 
IV. COMPARATIVE STUDY 
In this section, the proposed PWM scheme for the fault-
tolerant TL qSBT2I is compared to PWM method of fault-
tolerant impedance source inverters described in [26], [27]. As 
compared in [17], the TL qSBT2I uses less passive elements and 
more active components than TL qZST2I in [26]. Moreover, the 
input current ripple of the TL qSBT2I under the proposed PWM 
scheme is reduced in comparison to that under the PWM 
method in [26], [27]. Therefore, the size and weight of the fault-
tolerant TL qSBT2I are lower than those of the fault-tolerant TL 
qZST2I in [26]. 
In the PWM method for fault-tolerant impedance source 
inverters [26], [27], the voltage gain is controlled by the 
modulation index, M and ST duty cycle, D0. However, M is 
limited by (1 – D0). When the impedance source inverters 
[26][27] operate in the faulty mode, low M and high D0 must be 
used to maintain the output voltage at its pre-fault value. 
Because of using low M and high D0, the output quality of the 
inverter is low and the power loss of the inverter is increased 
owing to high shoot-through current. Moreover, a voltage stress 
of the semiconductors is increased because the DC-link voltage 
is high with low M. The voltage gain of the fault-tolerant three-
level impedance source inverters with the modulation method 
in [26] and [27] is given as 
0
.










Under the proposed modulation scheme, a low shoot-through 
duty cycle is made a priority so that the selected M is kept as 
high as possible. Thus, the initial values of the modulation 
index and ST duty cycle are set to M = 1 and D0 = 0. To boost 
the voltage, the duty cycle of the switches in AIS network, d is 
set to be 0.5. Then, a flow chart of the control scheme as shown 
in Fig. 5 is employed. As a result, optimal values for M, D0, and 
d are achieved. The voltage gain of the fault-tolerant three-level 














A minimum value of d is set to 0.5 in the proposed method 
for the fault-tolerant three-level qSBT2I. Substituting d = 0.5 
and D0 = 1 – M into (14) and (15), the voltage gain of the fault-

















Fig. 6 shows the voltage gain comparison for the method in 
[26][27] and the proposed method for the fault-tolerant three-
level qSBT2I. As shown in Fig. 6, the proposed method uses a 
higher modulation index to generate the same voltage gain in 
comparison to the method in [26][27]. As a result of using a 
high modulation index, the fault-tolerant three-level qSBT2I 
with the proposed method has a lower DC-link voltage. It is 
worth noting that the voltage gain of the fault-tolerant three-
level qSBT2I in Fig. 6 is kept at the minimum value corresponds 
Begin












G2<(G1N, G1F)  
M = d = d – k, D0 = D0+k, 
G2 = 2M/(2–3D0–d)
N (G1N, G1F) = G2
G2 = 2M/(2–3D0–d)
G1F = 2√3Vx/Vg G1N = 2Vx/Vg 
 
Fig. 5. Flow chart of the proposed control method before and after S1a fault. 
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to d = 0.5. When the proposed method is applied to the fault-
tolerant three-level qSBT2I by selecting appropriate parameters 
of M, D0, and d, the voltage gain of fault-tolerant three-level 
qSBT2I will be higher than red line (or line 2) in Fig. 6. 
  When an OCS fault occurs, a high boost voltage is required 
to maintain the output voltage at its pre-fault value. 
Consequently, the capacitors and DC-link voltages are 
increased to compensate the voltage of the faulty phase. This 
issue is also found in the three-level impedance source inverters 
in [26][27]. However, the voltage stress on the switches and 
capacitors of the fault-tolerant three-level qSBT2I with the 
proposed method is still lower than that of the methods 
described in [26][27] owing to using a high modulation index 
as seen in Fig. 6. 
When compared with the conventional fault-tolerant T-type 
inverter, the fault-tolerant TL qSBT2I with the proposed PWM 
scheme has the following advantages. Unlike the conventional 
fault-tolerant T-type inverter, the fault-tolerant TL qSBT2I 
tolerates the ST phenomenon because of the impedance source 
network. As a result, the power semiconductor devices of the 
fault-tolerant TL qSBT2I are safe for a certain time that is 
enough to shut down the system when a DC-link short circuit 
occurs. Therefore, the dead-time between the upper and lower 
switches of the each inverter leg is not necessary and can be 
removed from the fault-tolerant TL qSBT2I. Consequently, the 
output quality of the fault-tolerant TL qSBT2I is improved. 
Moreover, the fault-tolerant TL qSBT2I has a buck-boost 
voltage ability that can be effectively used to compensate the 
reduced voltage of the faulty phase and maintain a constant 
output voltage at its pre-fault value.  
V. SIMULATION AND EXPERIMENTAL RESULTS 
A. Simulation Results 
To verify the performance of the fault-tolerant TL qSBT2I, 
PSIM simulation studies are performed. The circuit parameters 
are listed in Table III. Figs. 7-9 show the simulation results of 
the fault-tolerant TL qSBT2I before and after failure of S1a when 
Vdc = 165 V. Under healthy conditions, the capacitors C1 and C2 
voltages are boosted to the same value of 181 V and the DC-
link voltage is 362 V. When a fault in switch S1a occurs, by 
reconfiguring the circuit, the capacitors and DC-link voltages 
before and after S1a fault are kept unchanged as shown Fig. 7(a). 
However, phase-A voltage is decreased by √3 times. To 
compensate the output voltage reduction, the proposed scheme 
is applied to the fault-tolerant TL qSBT2I where capacitor C1 
and C2 voltages are boosted to 381 V after S1a fault as shown in 
Fig. 7(b). The DC-link voltage before and after the faulty 
condition is 381 V and 762 V, respectively. The output current 
is balanced and recovered. In normal mode, the pole voltage 
(VAO) has three levels: 181 V, 0 V, and −181 V. 
Fig. 8 shows the simulation results of the fault-tolerant TL 
qSBT2I when switch S2a is faulty in OCS. In this case, the 
TABLE III 
PARAMETERS USED IN SIMULATION AND EXPERIMENTS 
Parameter/ Component Value 
Power rating Po 1 kW 
Input voltage Vg 165 V 
Desired output phase voltage VXG 110 Vrms 
Output frequency fo 50 Hz 
Carrier frequency fs 5 kHz 
Boost inductor LB 3 mH/ 20 A, 0.12 Ω 
Capacitors C1 = C2 2200 F, 44 mΩ 
Three-phase LC filter  Lf and Cf 3 mH and 10 F 
Three-phase resistive load  Rload 40 Ω 
DSEI60-12A Diodes D1 – D4 1200 V, 52 A 






Fig. 7. Simulation results of fault-tolerant TL qSBT2I under normal and OCS
S1a fault conditions with (a) only reconstructing the topology and (b) both




Fig. 6. Voltage gain comparison between the method in [26], [27] and the
proposed method for the fault-tolerant three-level qSBT2I. 
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voltage of phase-A has two levels. As a result, the output load 
current is distorted when there is no change in modulation but 
the system is still able to operate as shown in Fig. 8(a). Fig. 8(b) 
shows the results of the system when the proposed modulation 
scheme is applied after the fault. Consequently, the distortion 
of the load currents is removed perfectly.  
Fig. 9 shows the simulation results of the fault-tolerant TL 
qSBT2I when switch T1 of AIS network has an OCS fault. To 
compensate the output voltage reduction, the proposed 
modulation scheme is applied to the fault-tolerant TL qSBT2I 
as shown in Fig. 9 where the capacitor C1 voltage is held 
constant at 181 V, while the capacitor C2 voltage is boosted to 
458 V after the OCS T1 fault. The output phase voltage has two 
levels. The peak DC-link voltage before and after the faulty 
condition is 362 V and 458 V, respectively. The output current 
is balanced and recovered.  
Fig. 10 shows simulated conduction and switching losses of 
the fault-tolerant TL qSBT2I with the proposed PWM scheme 
before and after an OCS S1a fault. Note that the power loss of 
switches S1c, S2c, and S3c is the same to that of S1b, S2b, and S3b 
as shown in Fig. 10. Total power losses before and after fault at 
900 W output power are 75.5 W and 110.32 W, respectively. 
Therefore, the efficiency of the inverter before and after fault is 
92.3% and 89.1%, respectively. The increment in power loss in 
the fault duration is due to the increased boost during the ST 
period that gives rise to higher transistor conduction losses. The 
efficiency could have been improved further, had the diodes 
and transistors been selected optimally for this application. 
However, authors had to contend with the devices that are 
available in the laboratory during the implementation phase of 
this study. 
B. Experimental Results 
A 1 kW prototype was constructed to demonstrate the 
operating principle of the fault-tolerant TL qSBT2I. Fig. 11 
shows a photo of the hardware setup. In order to detect the fault, 
LEM-LA 25-P current transducers are used to measure output 
current signals. When one of the switches undergoes an OCS 
fault, the current sensors will update the changed output 





Fig. 8. Simulation results of fault-tolerant TL qSBT2I under normal and OCS
S2a fault mode (a) without and (b) with the proposed modulation strategy. 
 
 
Fig. 9. Simulation results of fault-tolerant TL qSBT2I under normal and OCS






Fig. 10. Simulated (a) conduction and (b) switching losses of the fault-tolerant
TL qSBT2I with the proposed PWM scheme before and after an OCS S1a fault.
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fault detection schemes have been reported in the literature 
[31], [32], it has not been investigated in this study. 
Figs. 12-18 show the experimental results of the fault-
tolerant TL qSBT2I under different working conditions. In Figs. 
12, 13(c), 14, 15(b), and 16(b), the waveforms from top to 
bottom are the output phase currents (IA, IB, IC), the output phase 
voltage (VAG), the output line-to-line voltage (VAB), and the pole 
voltage (VA0). Fig. 12 shows the experimental results of the 
fault-tolerant TL qSBT2I when an OCS S1a fault occurs. After 
the OCS S1a fault occurrence, the load current is asymmetrical 
and distorted if the modulation technique is not applied. After 
reconfiguring the circuit and modulation, the output current of 
the inverter is balanced as shown in Fig. 12. However, its 
amplitude is decreased as compared with the normal operation 
mode because the boost voltage control is not applied. 
Fig. 13 indicates the experimental results of the fault-tolerant 
TL qSBT2I with the proposed PWM scheme when an OCS S1a 
fault occurs, where a full modulation technique with 
reconfigurating circuit and compensating voltage are employed. 
Under normal conditions, TL pole voltage (VA0) has three 
levels: 176 V, 0 V, and -176 V. The simulated values are higher 
than the measured values because the voltage drops across the 
devices are neglected in the simulations. From Fig. 13(b), it is 
possible to see that the capacitor and DC-link voltages are 
boosted to 176 V and 368 V respectively from 165 V input 
voltage in the normal mode. When switch S1a is failed, the 
capacitor and DC-link voltages are boosted to 368 V and 736 V 
respectively to compensate the voltage of the faulty phase. It is 
worth noting that the voltage rating of capacitors and blocking 
voltage of the switches in the fault-tolerant TL qSBT2I need to 
be doubled with the proposed PWM scheme in comparison to 
those under normal operation conditions. This problem is also 
found in the conventional fault-tolerant TL inverter topologies 
where additional phase legs or branches and/or switches are not 
used. As shown in Fig. 13(c), the amplitudes of load currents 
and voltages of the fault-tolerant TL qSBT2I with the proposed 
PWM scheme are effectively recovered to their pre-fault values. 
Figs. 14 and 15 show the experimental waveforms of the 
fault-tolerant TL qSBT2I under switch S2a fault condition. The 
load currents and output phase voltages are distorted as shown 
in Fig. 14. The TL pole voltages are affected when compared to 
those under normal conditions. The waveforms in Fig. 15(a) 
show gating control signal for phase-A and load current before 
and after fault. The waveforms in Fig. 15(b) show that the 
compensation scheme under the fault condition helps to 
maintain the output waveforms as in the normal condition. In 
this situation, the distortion of the output currents can also be 
mitigated in this failure mode. 
Fig. 16 shows the experimental waveforms of the fault-
tolerant TL qSBT2I-UFM with the proposed PWM scheme 
under OCS T1 fault condition. From Fig. 16(a), it is possible to 
see that in the normal condition, the capacitor and DC-link 
 
Fig. 11. A photo of the hardware setup. 
  
 









Fig. 13. Experimental results under normal and OCS S1a fault conditions with 
reconstructing topology and compensating voltage. (a) Leg-A switch control 
signals, (b) DC-link and capacitor voltages, and (c) output side waveforms. 
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voltages are boosted to 176 V and 348 V, respectively. When 
switch S1a is failed, the capacitor C2 and DC-link voltages are 
boosted to 436 V, while the capacitor C1 voltage is unchanged. 
As shown in Fig. 16(b), the amplitude of load currents is 
recovered in pre-fault value.  
Fig. 17 shows the harmonics spectrum of the output voltage 
and current of the fault-tolerant TL qSBT2I with the proposed 
PWM scheme at different operating conditions. Table IV 
compares THD values of the output current and voltage 
between the proposed scheme and the PWM method described 
in [27] for the fault-tolerant TL qSBT2I. Under normal 
conditions, THD values of the load current (THDi) and phase 
voltage (THDv) with the propsoed PWM scheme are 2.77% and 
62.42%, while they are 3.19% and 70.1% with the PWM 
method in [27], respectively. When an OCS fault occurs, both 
 
Fig. 14. Experimental results in normal and OCS fault mode of the S2a without






Fig. 15. Experimental results in normal and OCS fault mode of the S2a with the




THD OF LOAD CURRENT AND VOLTAGE IN NORMAL AND FAULT 
CONDITIONS 
Condition 
Method in [27] Proposed method 
THDi THDv THDi THDv 
Normal 3.19% 70.1% 2.77% 62.42% 
S1a fault with 
reconfiguration circuit 
5.38% 119.8% 4.58% 91.68% 
S2a fault with changing 
modulation scheme 
4.74% 125.8% 3.37% 86.96% 
T1 fault with 
reconfiguration circuit 






Fig. 16. Experimental results under normal and OCS T1 fault conditions with 





Fig. 17. Harmonic spectrum of load current and phase voltage (a) under normal
conditions, (b) after OCS S1a fault with reconfiguration circuit and
compensation voltage, (c) after OCS S2a fault with the proposed PWM 
strategy, and (d) after OCS T1 fault with the proposed PWM strategy. 
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THDi and THDv with the propsoed PWM scheme are 
increased, but still lower than that of the method given in [27]. 
As shown in Figs. 17(c) and 17(d), the harmonics at the 
switching frequency of 5 kHz of the phase voltage only appear 
when an OCS S2a fault occurs. This is because the output phase-
A voltage has two levels. As shown in Fig. 17, the amplitude of 
the current spectra at low frequency is too small in comparison 
to that at the fundamental frequency of 50 Hz.  
Fig. 18 shows a transient-current comparison for the fault-
tolerant TL qSBT2I between the PWM method in [27] and the 
proposed scheme for the same voltage gain condition. For 
safety reasons, a low input voltage of 30 V is used to reduce the 
transient current of the fault-tolerant TL qSBT2I. As shown in 
Fig. 18(a), the peak inductor current with the PWM method in 
[27] is 4.5 A, while it is 2.1 A with the proposed scheme. 
Moreover, a low inductor current ripple and a low peak output 
voltage are evident in the the fault-tolerant TL qSBT2I with the 
proposed PWM scheme resulting in reduced voltage stress 
across the power devices in the inverter. 
VI. CONCLUSION 
This paper presents a novel fault-tolerant TL qSBT2I and its 
PWM control strategy. The main properties of the fault-tolerant 
TL qSBT2I with the proposed PWM method are as follows: 1) 
improved THD of the current in comparison with that in [27], 
2) improved control parameters in comparison with the works 
in [26], [27] 3) ability to operate in normal and fault modes, and 
4) reduced voltage stress in power semiconductors in 
comparison with the method in [27]. The steady state analysis, 
operating principles in fault modes, and simulation results of 
the fault-tolerant TL qSBT2I are shown. A new operating 
condition under OCS fault in AIS network is investigated. 
Moreover, a comparative analysis between the fault-tolerant TL 
qSBT2I with the proposed PWM method and the conventional 
fault-tolerant T-type inverters is presented. A laboratory 
prototype is built to verify the operating principles of the fault-
tolerant TL qSBT2I with the proposed PWM scheme. 
Simulations and experimental results confirm the theoretical 
analysis. The fault-tolerant TL qSBT2I with the proposed PWM 
method is well suited for low and medium power renewable 
energy applications where the system availability, safety, and 
reliability are paramount. However, for fault tolerant inverter 
designs, the efficiency is not the most important measure of the 
system but the reliability and availability are. 
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